ΩΞ OMEGA®

ENGINEERING, INC.

DA8P-12
8 Channel Analog Output
PCMCIA card
With Digital I/O

Users Manual

INTERFACE CARDS FOR PERSONAL COMPUTERS

OMEGA ENGINEERING, INC.   Tel: (203) 359-1660
One Omega Drive   Fax: (203) 359-7700
P.O. Box 4047   Toll free: 1-800-826-6342
Stamford, CT 06907-4047   E-mail: das@omega.com
                    http://www.dasieee.com

WARRANTY/DISCLAIMER

OMEGA ENGINEERING, INC., warrants this unit to be free of defects in materials and workmanship for a period of **13 months** from the date of purchase. OMEGA warranty adds an additional one (1) month grace period to the normal **one (1) year product warranty** to cover shipping and handling time. This ensures that OMEGA's customers receive maximum coverage on each product. If the unit should malfunction, it must be returned to the factory for evaluation. OMEGA's Customer Service Department will issue an Authorized Return (AR) number immediately upon phone or written request. Upon examination by OMEGA, if the unit is found to be defective it will be repaired or replaced at no charge. OMEGA's warranty does not apply to defects resulting from any action of the purchaser, including but not limited to mishandling, improper interfacing, operation outside design limits, improper repair or unauthorized modification. This WARRANTY is VOID if the unit shows evidence of having been tampered with or shows evidence of being damaged as a result of excessive corrosion; or current, heat, moisture or vibration; improper specification; misapplication; misuse or other operating conditions outside of OMEGA's control. Components which wear are not warranted, including but not limited to contact points, fuses and triacs.

OMEGA is pleased to offer suggestions on the use of its various products. However, OMEGA neither assumes responsibility for any omissions or errors nor assumes liability for any damages that result from the use of its products in accordance with information provided from OMEGA, either verbal or written. OMEGA warrants only that the parts manufactured by it will be as specified and free of defects. OMEGA MAKES NO OTHER WARRANTIES OR REPRESENTATIONS OF ANY KIND WHATSOEVER, EXPRESSED OR IMPLIED, EXCEPT THAT OF TITLE, AND ALL IMPLIED WARRANTIES INCLUDING ANY WARRANTY OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE HEREBY DISCLAIMED. LIMITATION OF LIABILITY: The remedies of purchaser set forth herein are exclusive and the total liability of OMEGA with respect to this order, whether based on contract, warranty, negligence, indemnification, strict liability or otherwise, shall not exceed the purchase price of the component upon which liability is based. In no event shall OMEGA be liable for consequential, incidental or special damages.

CONDITIONS: Equipment sold by OMEGA is not intended to be used, nor shall it be used: (1) as a "Basic Component" under 10 CFR 21 (NRC), used in or with any nuclear installation or activity, medical application or used on humans. Should any Product(s) be used in or with any nuclear installation or activity, medical application, used on humans or misused in any way, OMEGA assumes no responsibility as set forth in our basic WARRANTY/DISCLAIMER language, and additionally, the purchaser will indemnify OMEGA and hold OMEGA harmless from any liability or damage whatsoever arising out of the use of the Product(s) in such a manner.

RETURN REQUESTS/INQUIRIES

Direct all warranty and repair requests/inquiries to the OMEGA Customer Service Department. BEFORE RETURNING ANY PRODUCT(S) TO OMEGA, THE PURCHASER MUST OBTAIN AN AUTHORIZED RETURN (AR) NUMBER FROM OMEGA'S CUSTOMER SERVICE DEPARTMENT (IN ORDER TO AVOID PROCESSING DELAYS). THE ASSIGNED NUMBER SHOULD THEN BE MARKED ON THE OUTSIDE OF THE RETURN PACKAGE AND ON ANY CORRESPONDENCE. THE PURCHASER IS RESPONSIBLE FOR SHIPPING CHARGES, FREIGHT, INSURANCE AND PROPER PACKAGING TO PREVENT BREAKAGE IN TRANSIT.

FOR **WARRANTY** RETURNS, please have the following information available BEFORE contacting OMEGA:
(1) P.O. Number under which the product was purchased,
(2) Model and serial number of the product under warranty, and
(3) Repair instructions and/or specific problems relative to the product.

FOR **NON-WARRANTY** REPAIRS, consult OMEGA for current repair charges. Have the following information available BEFORE contacting OMEGA:
(1) P.O. Number to cover the cost of the repair,
(2) Model and serial number of the product, and
(3) Repair instructions relative to the product.

OMEGA's policy is to make running changes, not model changes, whenever an improvement is possible. This affords our customers the latest in technology and engineering.

$C\epsilon$ Declaration of Conformity

Manufacturer's Name: Omega Engineering Inc.

Manufacturer's Address: One Omega Drive
P.O. Box 4047
Stamford, CT 06907-4047

Application of Council Directive: 89/336/EEC

**Standards to which
Conformity is Declared:**   * EN50081-1   (EN55022)
                           * EN50082-1   (IEC 801-2, IEC 801-3, & IEC 801-4)

Type of Equipment: Information Technology Equipment

Equipment Class: Commercial, Residential, & Light Industrial

Product Name: PCMCIA Card

Model Number :   DA8P-12U/B

OMEGAnet® On-line Service:
http://www.omega.com

Internet e-mail:
info@omega.com

Servicing North America:

USA:
ISO 9001 Certified
One Omega Drive, Box 4047
Stamford, CT 06907-0047
Tel: (203) 359-1660

E-mail: info@omega.com

FAX: (203) 359-7700

Canada:
976 Bergar
Laval (Quebec) H7L 5A1
Tel: (514) 856-6928

E-mail: info@omega.com

FAX: (514) 856-6886

For immediate technical or application assistance:

USA and Canada:
Sales Service: 1-800-826-6342 / 1-800-TC-OMEGA^{SM}
Customer Service: 1-800-622-2378/ 1-800-622-BEST^{SM}
Engineering Service: 1-800-872-9436 / 1-800-USA-WHEN^{SM}
TELEX: 996404 EASYLINK: 62968934 CABLE: OMEGA

Mexico and Latin America:
Tel: (001) 800-826-6342
En Espanol: (001) 203-359-7803

FAX: (001) 203-359-7807
E-mail: espanol@omega.com

Servicing Europe:

Benelux:
Postbus 8034, 1180 LA Amstelveen, The Netherlands
Tel: (31) 20 6418405
Toll Free in Benelux: 0800 0993344
E-mail: nl@omega.com

Czech Republic:
ul.Rude armady 1868, 733 01 Karvina-Hraniee
Tel: 42 (69) 6311899
Toll Free: 0800-1-66342

FAX: 42 (69) 6311114
E-mail: czech@omega.com

France:
9, rue Denis Papin, 78190 Trappes
Tel: (33) 130-621-400
Toll Free in France: 0800-4-06342
E-mail: france@omega.com

Germany/Austria:
Daimlerstrasse 26, D-75392 Deckenpfronn, Germany
Tel: 49 (07056) 3017
Toll Free in Germany: 0130 11 21 66
E-mail: germany@omega.com

United Kingdom: One Omega Drive, River Bend Technology Drive
ISO 9002 Certified   Northbank, Irlam, Manchester
                            M44 5EX, England
                            Tel: 44 (161) 777-6611
                            FAX: 44 (161) 777-6622
                            Toll Free in England: 0800-488-488
                            E-mail: info@omega.co.uk

It is the policy of OMEGA to comply with all worldwide safety and EMC∕EMI regulations that apply. OMEGA is constantly pursuing certification of it's products to the European New Approach Directives. OMEGA will add the CE mark to every appropriate device upon certification.

The information contained in this document is believed to be correct but OMEGA Engineering, Inc. accepts no liability for any errors it contains, and reserves the right to alter specifications without notice. **WARNING**: These products are not designed for use in, and should not be used for, patient connected applications.

Table of Contents

6. I/O Connections

7. Optional Accessories

8. Specifications

List of Figures and Tables

1. Introduction

The Omega DA8P-12 is an 8 channel analog output adapter for systems equipped with a type II PCMCIA slot. Two versions of the adapter are available:

DA8P-12U: 8 independent unipolar analog outputs with output voltages from 0 to +5 volts in 1.22mV increments.

DA8P-12B: 8 independent bipolar analog outputs with output voltages from -5 to +5 volts in 2.44mV increments.

Features common to both versions of the adapter include:
- 12-bit resolution
- Less than 10μs settling time to ½ LSB
- 1mA output current on each analog channel
- Simultaneous output on 2 to 8 channels
- 8 bits of digital I/O individually programmable as input or output
- On-board event timer to control output data rates

NOTE: Throughout this document, any reference to the DA8P-12 refers to information common to both the U and B models.

For users that do not wish to interface to the DA8P-12's 0.8mm I/O connector, an optional adapter cable is available to convert this connector into an industry standard D-37 female connector (see Figure 1-1).   For applications requiring discrete wire hook-ups, an optional screw terminal adapter is available to convert the D-37 connector into 37 discrete screw terminal blocks. These optional accessories are described in detail in Chapter 7.


Figure 1-1.   DA8P-12 System with Accessory Cable

2. MS-DOS® / Windows 3.x Installation

Two configuration software programs are provided with the DA8P-12: a Client Driver and a card Enabler. Either one of these programs may be used to configure the hardware <u>but only one may be used at a time</u>. Table 2-1 below highlights the differences between the Client Driver and the Enabler programs. The installation and usage of each of these programs is detailed in the sections that follow.

Client Driver	Enabler
DA8P12CL.SYS	DA8P12EN.EXE
Interfaces to PCMCIA Card and Socket Services software (PCMCIA host adapter independent)	Interfaces directly to Intel 82365SL and other PCIC compatible PCMCIA host adapters
Allows automatic configuration of adapters upon insertion (Hot Swapping)	Does not support automatic configuration of adapters upon insertion (Hot Swapping)
Requires PCMCIA Card and Socket Services software	Does not require PCMCIA Card and Socket Services software

Table 2-1. Client Driver and Enabler for DOS

On systems with Card and Socket Services installed, the Client Driver is the preferred method of installation. If you are unsure whether Card and Socket Services software is installed, install the Client Driver as discussed in the following sections. When loaded, the Client Driver will display an error message if Card and Socket Services software is not detected.

2.1   Client Driver for MS-DOS

For systems using MS-DOS and configured with PCMCIA Card and Socket Services software, the customer software CD-ROM includes a Client Driver, DA8P12CL.SYS, to enable and configure the adapter. PCMCIA Card and Socket Services software is not provided with the DA8P-12.

> **IMPORTANT:**
> Some versions of Card and Socket Services dated before 1993 do not support general purpose I/O cards. If after careful installation of the Client Driver, the DA8P-12 does not configure or operate properly, an updated version of Card and Socket Services may be required.

2.1.1 Client Driver Installation

The following procedure is used to install the Client Driver:

1. Copy the file DA8P12CL.SYS from the customer software CD-ROM (X:\PCMCIA\DOS\CLIENTS directory) onto the system hard drive.

2. Using an ASCII text editor, open the system's CONFIG.SYS file located in the root directory of the boot drive.

3. Locate the line in the CONFIG.SYS file where the Card and Socket Services software is installed.

4. **<u>AFTER</u>** the line installing the Card and Socket Services software, add the following line to the CONFIG.SYS file: DEVICE = *drive*:*path*\DA8P12CL.SYS *options* where *options* are the Client Driver command line options discussed on the following pages.

5. Save the CONFIG.SYS file and exit the text editor.

> **NOTE:** Since the DA8P-12 Client Driver supports "Hot Swapping", it is not necessary to have the installed when booting the system. However, by inserting the DA8P-12 before booting, the Client Driver will report the adapter configuration during the boot process thereby verifying the changes made to the CONFIG.SYS file.

6. Insert the DA8P-12 into one of the system PCMCIA slots.

7. Reboot the system and note the message displayed when the Client Driver is loaded. If the Client Driver reports an "invalid command line option", correct the entry in the CONFIG.SYS file and reboot the system again. If the Client Driver reports "Card and Socket Services not found", a version of Card and Socket Services must be installed on the system or the Enabler program must be used to configure the adapter. If the Client Driver reports the desired adapter configuration, the installation process is complete and the DA8P-12 may be removed and /or inserted from the system as desired. On each insertion into the PCMCIA socket, the DA8P-12 will automatically be re-configured to the specified settings.

2.1.2 Command Line Options

b *address*   Specifies the base I/O address of the DA8P-12 in hexadecimal. *Address* must be in the range 100H - 3F8H and must reside on an even 8-byte boundary (*address* must end in 0 or 8). If the "b" option is omitted, a base address will be assigned by Card and Socket Services.

i *irq*   Specifies the interrupt level (IRQ) of the DA8P-12 in hexadecimal. *Irq* must be one of the following values: 3, 4, 5, 7, 9, 10, 11, 12, 14, 15 or 0 if no IRQ is desired. If the "i" option is omitted, an interrupt level will be assigned by Card and Socket Services.

s *socket*   Specifies the PCMCIA socket number to configure. *Socket* must be in the range 0 - 15. The "s" option is only required when multiple adapters are to be installed in the same system.

2.1.3   Client Driver Examples

2.1.3.1   Example 1   DEVICE = C:\DA8P12CL.SYS

No command line arguments are specified. The Client Driver will configure any DA8P-12 inserted into any socket with a base address and IRQ assigned by Card and Socket Services.

2.1.3.2   Example 2   DEVICE = C:\DA8P12CL.SYS (b330)

A single command line argument is provided. The Client Driver will attempt to configure a DA8P-12 inserted into any socket at address 330H and an IRQ assigned by Card and Socket Services. If address 330H is unavailable, the DA8P-12 will not be configured.

2.1.3.3   Example 3   DEVICE = C:\DA8P12CL.SYS (s0,b300,i5)

A single command line argument is provided. The Client Driver will attempt to configure a DA8P-12 inserted into socket 0 with a base address of 300H and IRQ5. If address 300H or IRQ5 are unavailable, the card will not be configured. In addition, if a DA8P-12 is inserted into any socket other than socket 0, it will not be configured.

2.1.3.4   Example 4   DEVICE = C:\DA8P12CL.SYS (i11,b300)

A single command line argument is provided. Because the parameter order is not significant, the Client Driver will attempt to configure a DA8P-12 inserted into any socket with a base address of 300H and IRQ11. If address 300H or IRQ11 are unavailable, the card will not be configured

2.1.3.5 Example 5   DEVICE = C:\DA8P12CL.SYS (b300,i5) (i10) ( )

Three command line arguments are provided. The Client Driver will first attempt to configure a DA8P-12 inserted into any socket with a base address of 300H and IRQ5. If address 300H or IRQ5 are unavailable, the Client Driver will proceed to the second command line argument and attempt to configure the card with a base address assigned by Card and Socket Services and IRQ 10. If IRQ10 is also unavailable, the Client Driver will proceed to the third command line argument and attempt to configure the DA8P-12 with a base address and an IRQ assigned by Card and Socket Services.

2.1.3.6   Example 6   DEVICE = C:\DA8P12CL.SYS (b300,i5) ( ) (i10)

Here the three command line arguments from example 5 have been rearranged. The Client Driver will first attempt to configure a DA8P-12 inserted into any socket with a base address of 300H and IRQ5. If address 300H or IRQ5 are unavailable, the Client Driver will proceed to the second command line argument and attempt to configure the card with a base address and an IRQ assigned by Card and Socket Services. Since the second command line argument includes all available address and IRQ resources, the third command line argument will never be reached by the Client Driver. The user must ensure that command line arguments are placed in a logical order.

2.1.3.7   Example 7   DEVICE = C:\DA8P12CL.SYS (s0,b300,i5) (s1,b340,i10)

The type of configuration shown in Example 7 may be desirable in systems where more than one DA8P-12 is to be installed. In this example, the Client Driver will attempt to configure a DA8P-12 inserted into socket 0 with a base address of 300H and IRQ 5. If the card is inserted into socket 1, the Client Driver will attempt to configure it with base address 340H and IRQ 10. This allows the user to force the DA8P-12 address and IRQ settings to be socket specific which may simplify cable connections and software development. As in the previous examples, if the requested address or interrupt resources are not available, theDA8P-12 will not be configured.

2.1.4   Examining the System Configuration

After the Client Driver is installed, the user may review the adapter configuration in two ways:

1. If the DA8P-12 is inserted in a PCMCIA slot before the system is booted, the adapter configuration is displayed when the Client Driver software is loaded. This configuration is guaranteed until the adapter is removed from the socket or the system is rebooted.

2. Most providers of Card and Socket Services software include a utility program to examine the configuration of any adapters installed in the PCMCIA sockets. These utilities can be executed anytime the system is powered-up and the adapter is installed. Consult the Card and Socket Services software documentation for information on this utility.

2.1.5   After Completing Configuration

The DA8P-12 is now configured and ready for use. Depending on the type of application software to be used, the user may wish to review one or more of the following:

1. Chapter 4 of this document provides a basic theory of operation for users that wish to learn technical details about operation of the DA8P-12.

2. For users that want to program the DA8P-12 with direct I/O transfers to the adapter's register set, Chapter 5 provides an address map and a detailed description of each I/O register.

3. Users that wish to write custom application software without programming the DA8P-12 directly should consult the DAQDRIVE software reference manual. DAQDRIVE provides a library of data acquisition subroutines for all Omega adapters and is included free of charge with the DA8P-12.

4. For third party data acquisition software, consult the documentation provided by the software manufacturer.

2.2   Enabler for MS-DOS

For systems that are not operating PCMCIA Card and Socket Services software, the DA8P-12 includes an Enabler program to enable and configure the adapter. This Enabler will operate on any DOS system using an Intel 82365SL or PCIC compatible PCMCIA host adapter, including the Cirrus Logic CL-PD6710 /6720, the VLSI VL82C146 and the Vadem VG-365 among others.

The Enabler does not support automatic configuration of adapters upon insertion, more commonly referred to as "Hot Swapping". This means the adapter MUST be installed in one of the system's PCMCIA sockets before executing the Enabler. If more than one adapter is installed in a system, the Enabler must be executed separately for each adapter. Furthermore, the Enabler should be executed to release the resources used by the adapter before it is removed from the PCMCIA socket. Since PCMCIA adapters do not retain their configuration after removal, any adapter that is removed from the system must be re-configured with the Enabler after re-inserting it into a PCMCIA socket.

2.2.1   Command Line Options

s *socket*   Specifies the PCMCIA socket number to configure. *Socket* must be in the range 0 - 7. Default: *socket* = 0.

b *address*   Specifies the base I/O address of theDA8P-12 in hexadecimal. *Address* must be in the range 100H - 3F8H and must reside on an even 8-byte boundary (*address* must end in 0 or 8).

i irq   Specifies the interrupt level (IRQ) of the DA8P-12 in hexadecimal. *Irq* must be one of the following values: 3, 4, 5, 7, 9, 10, 11, 12, 14, 15 or 0 if no IRQ is desired.

L (l)   Enables level sensitive interrupts (default is edge-triggered).

m *address*   Specifies the attribute memory window's base address in hexadecimal. Set *address* = D0 for a memory window at D0000, *address* = D8 for a memory windows at D8000, etc. *Address* must be in the range C0 - F7. Default: *address* = D0.

r *socket*   Specifies the PCMCIA socket number to release. *Socket* must be in the range 0 - 7. Default: *socket* = 0.

h   Displays the command line options.

2.2.2   Example Configurations

2.2.2.1   Example 1   DEVICE=C:\DA8P12EN.EXE

No command line argument is specified. The Enabler will report an error and display the proper usage of the command.

2.2.2.2   Example 2   DEVICE=C:\DA8P12EN.EXE (s0,b300,i5)

The Enabler will configure the DA8P-12 in socket 0 with a base address of 300H and IRQ5 using a configuration memory window at segment D000.

2.2.2.3   Example 3   DEVICE=C:\DA8P12EN.EXE (i10,b340,s1)

The Enabler will configure the DA8P-12 in socket 1 with a base address of 340H and IRQ10 using a configuration memory window at segment D000. Note the parameter order is not significant.

2.2.2.4   Example 4   DEVICE=C:\DA8P12EN.EXE (s0,b300,i3,wd8)

The Enabler will configure the DA8P-12 in socket 0 with a base address of 300H and IRQ3 using a configuration memory window at segment D800.

2.2.2.5 Example 5   DEVICE=C:\DA8P12EN.EXE (s0,b300,i5,r)

The Enabler will release the configuration used by the DA8P-12 in socket 0 using a configuration memory window at segment D000. The base address and IRQ parameters are ignored and may be omitted.

2.2.2.6   Example 6   DEVICE=C:\DA8P12EN.EXE(s1,r,wcc)

The Enabler will release the configuration used by the DA8P-12 in socket 1 using a configuration memory window at segment CC00.

2.2.3   After Completing Configuration

The DA8P-12 is now configured and ready for use. Depending on the type of application software to be used, the user may wish to review one or more of the following:

1. Chapter 4 of this document provides a basic theory of operation for users that wish to learn technical details about operation of the DA8P-12.

2. For users that want to program the DA8P-12 with direct I/O transfers to the adapter's register set, Chapter 5 provides an address map and a detailed description of each I/O register.

3. Users that wish to write custom application software without programming the DA8P-12 directly should consult the DAQDRIVE software reference manual. DAQDRIVE provides a library of data acquisition subroutines for all Omega adapters and is included free of charge with the DA8P-12.

4. For third party data acquisition software, consult the documentation provided by the software manufacturer.

2.2.4   Common Problems

Memory Range Exclusion:
The Enabler requires a region of high DOS memory when configuring a DA8P-12. This region is 1000H bytes (4KB) long and by default begins at address D0000H (the default address may be changed using the "W" option). If a memory manager such as EMM386, QEMM or 386Max is installed on the system, this region of DOS memory must be excluded from the memory manager's control. Consult the documentation provided with the memory manager software for instructions on how to exclude this memory region.

Furthermore, some systems use the high memory area for BIOS shadowing to improve overall system performance. In order for the Enabler to operate, any BIOS shadowing must be disabled in the address range specified for the configuration window. BIOS shadowing can usually be disabled through the system CMOS setup utility.

Socket Numbers:
The Enabler requires the DA8P-12's socket number to be specified on the command line and the DA8P-12 must be inserted into the socket before the Enabler is invoked. Some vendors number their sockets from 1 to N while other vendors number their sockets from 0 to N-1. For the DA8P-12 Enabler, the lowest socket number in the system is designated socket 0.

Card and Socket Services Software:
In order to use the Enabler for DOS, the system MUST NOT be configured with Card and Socket Services software. If a Card and Socket Services software is installed, the Enabler may interfere with its operation and with the device(s) it controls. For systems configured with Card and Socket Services, the Client Driver is the recommended method of configuration

3. Windows 95/98® Installation

To allow easy configuration of the DA8P-12, a Windows 95/98 **".INF"** configuration file has been written for the hardware.

3.1 Installation Under Windows 95/98

1. Insert the DA8P-12 into any available PC Card socket.

2. The first time a new PC Card type is installed the **New Hardware Found** window opens. After this first installation Windows will automatically detect and configure the card. If the **New Hardware Found** window does not open, then skip to the next section, " Resource Settings".

3. The **New Hardware Found** window provides several options to configure the card. Click the **"Driver from Disk"** option button. Click "OK" to continue.

4. An **"Install from Disk"** dialog box should appear. Insert the customer software CD-ROM, select the correct drive letter for the CD-ROM and path for the configuration file (X:\DAQPCARD.INF) and click "OK". Windows will browse the path for the aforementioned file.

The PC Card should now be configured. In the future, Windows will automatically recognize and configure the DA8P-12.

3.2 Resource Settings in Windows 95/98

Windows maintains a registry of all known hardware installed within the computer. Inside this hardware registry Windows keeps track of all the computer's resources, such as base I/O addresses, IRQ levels and DMA channels. In the case of a **PC Card (PCMCIA)**, Windows configures the new hardware using free resources it finds within the hardware registry and then updates the registry automatically.

To view and/or edit hardware devices in Windows 95/98 use the system **Device Manager**. To access Device Manager double click the **System** icon in the Windows Control Panel or click the **My Computer** icon (located on the Windows desktop) with the right mouse button and select **Properties** from the pull down menu. Consult Windows on-line help for details on the use of the Device Manager.

3.2.1 Viewing Resource Settings with Device Manager

1. Start the **Device Manager**.

2. Double click on the hardware class **Data Acquisition** to list hardware devices in the class.

3. The DA8P-12 belongs to this hardware class. The device name for the DA8P-12 is **Omega DA8P-12(U/B): 12 bit (Uni-Polar/Bi-Polar) Analog Output.**

---

4. Open the **Properties** dialog box for the device, then click the **Resources** tab to view the Input/Output Range and Interrupt Request resource allocations.

5. To access the DA8P-12 use these system resources allocated by Windows or see the next section: **Changing Resource Settings with Device Manager**.

3.2.2   Changing Resource Settings with Device Manager

1. Start the **Device Manager**.

2. Double click on the hardware class **Data Acquisition** to list hardware devices in the class.

3. The DA8P-12 belongs to this hardware class. The device name for the DA8P-12 is **Omega DA8P-12(U/B): PCMCIA 12 bit (Uni-polar/Bi-polar) Analog Output.**

4. Open the **Properties** dialog for the device, then click the **Resources** tab to view the Input/Output Range and Interrupt Request resource allocations.


Figure 3-1. Windows 95/98 Resource Settings

1. To modify either of the resource settings click the resource name and click the **Change Setting** button.

2. An **Edit Resource** window will open. Inside these Edit Resource windows click on the up/down arrows to the right of the resource value. This scrolls through all of the allowable resources for your hardware. Pay attention to the **Conflict Information** at the bottom of the window. Do not select a resource that causes a conflict with any other installed hardware.

3. Repeat the above steps to modify all of the resources allocated to the DA8P-12. Once satisfied with the settings make a note of the new settings and click the OK button to accept. Clicking the Cancel button does not save your changes.

4. If any changes have been made to the DA8P-12 configuration, the card will automatically be reconfigured to the new resources specified. Any time a PCMCIA card of this type is inserted Windows 95/98 will attempt to configure the card at these resource settings. Click the **Use Automatic Settings** box to reset this card type for automatic configuration (see Figure 3-1).

3.2.3   After Completing Configuration

The DA8P-12 is now configured and ready for use. Depending on the type of application software to be used, the user may wish to review one or more of the following:

1. Chapter 4 of this document provides a basic theory of operation for users that wish to learn technical details about operation of the DA8P-12.

2. For users that want to program the DA8P-12 with direct I/O transfers to the adapter's register set, Chapter 5 provides an address map and a detailed description of each I/O register.

3. Users that wish to write custom application software without programming the DA8P-12 directly should consult the DAQDRIVE software reference manual. DAQDRIVE provides a library of data acquisition subroutines and is included free of charge with the DA8P-12.

4. For third party data acquisition software, consult the documentation provided by the software manufacturer

4. Theory of Operation

4.1 Analog Outputs

The DA8P-12 is constructed with four dual-channel 12-bit serial load D/A converters. The D/A converters may be written using 8 or 16-bit I/O instructions although 16-bit instructions are recommended. If 8 bit I/O transfers are used, the least significant byte (LSB) must be written before the most significant byte (MSB) as the contents of the data register are transferred to the appropriate D/A converter after the MSB is written.

Approximately 8μs is required to transfer the data into the D/A converter and no D/A converter may be written to until this transfer is complete. During non-simultaneous output operations, the analog output of the D/A converter begins changing as soon as all of the data bits are received and will settle to less than ½ LSB of the final value within 10μs under all conditions.

The analog outputs of the DA8P-12 are each rated for 1mA of load current. The total analog output current must remain less than 12mA or damage to the card may result.

> **WARNING:**
>
> The DA8P-12 may be permanently damaged if the total load on the analog outputs exceeds 12mA.

4.2   Data Formats

The bipolar DA8P-12B uses 2's complement digital codes ranging from -2048 to +2047. The unipolar DA8P-12U uses straight binary digital input codes ranging from 0 to 4095. Both adapters reset to 0 volts on power-up and after a software reset.

B													
Vout = (Value / 4096) * 10													
Value	Data bits DA11 ... DA0												Output
-2,048	1	0	0	0	0	0	0	0	0	0	0	0	-5.00000
-1	1	1	1	1	1	1	1	1	1	1	1	1	-0.00244
0	0	0	0	0	0	0	0	0	0	0	0	0	0.00000
1	0	0	0	0	0	0	0	0	0	0	0	1	0.00244
2,047	0	1	1	1	1	1	1	1	1	1	1	1	4.99756

Table 4-1. DA8P-12B Data Format

U													
Vout = (Value / 4096) * 5													
Value	Data bits DA11 ... DA0												Output
0	0	0	0	0	0	0	0	0	0	0	0	0	0.00000
1	0	0	0	0	0	0	0	0	0	0	0	1	0.00122
2,047	0	1	1	1	1	1	1	1	1	1	1	1	2.49878
2,048	1	0	0	0	0	0	0	0	0	0	0	0	2.50000
4,095	1	1	1	1	1	1	1	1	1	1	1	1	4.99878

Table 4-2. DA8P-12U Data Format

4.3   Simultaneous Analog Output

The DA8P-12 is capable of simultaneous output on analog outputs 2 through 8. To perform simultaneous output, the associated simultaneous load bit(s) in the DA8P-12's simultaneous output register must be set to logic 1 before any data is written to the D/A converters. As long as a channel's simultaneous load bit is set to logic 1, any data written to that D/A converter is held in an internal data buffer and **IS NOT** converted to an analog output voltage. After all of the D/A channels have been written, the analog outputs may be updated simultaneously by clearing the simultaneous load bits. The simultaneous load bits may be cleared under software control by writing logic 0s to the associated bit locations or under hardware control by generating a low-to-high transition on the external load control input (pin 30 on the I/O connector).

4.4   Digital Input / Output

The DA8P-12 is equipped with 8 bits of digital I/O which may be individually programmed as input or output. To use a digital I/O bit as an output, simply set the corresponding bit in the DA8P-12's digital I/O register to a logic 0 or logic 1 for the desired output value. To use a digital I/O bit as an input, the corresponding bit in the digital I/O register must be set to a logic 1. All of the digital I/O bits are reset to input mode on power-up and after a hardware reset. Each digital input is equipped with a 4.7KΩ pull-up resistor and will read a logic 1 if disconnected.

Figure 4-1. Digital I/O Diagram

4.5   Timer

The DA8P-12 is equipped with an event timer to pace events under CPU or interrupt control. The timer circuit features an 8-bit software programmable timer which counts the output of a selectable pre-scaler. This pre-scaler allows the timer to count at a rate of 100KHz (100μs) or 1KHz (1ms) resulting in timer output rates ranging from 50KHz to 4Hz (200μs to 250ms).

Each time the timer expires, a timer event and optionally a timer interrupt is generated. This event and/or interrupt may be monitored by software to pace other operations. The timer output is also available on pin 27 of the I/O connector as a TTL level signal going high (logic 1) for 1 count each time the timer expires.

4.6   D/A Loading

The D/A loading signal is a TTL level output available on pin 28 of the I/O connector. D/A loading changes to a logic 0 state while data is being transferred to one of the eight D/A converters and returns to a logic 1 when the transfer is complete. If the D/A converter being written IS NOT configured for simultaneous output mode, it's analog output will begin to update to the new voltage level when the D/A loading signal makes the low-to-high transition. The analog output will settle to within ½ LSB of the new voltage level within 10μs of this transition.

If the D/A converter being written IS configured for simultaneous output mode, D/A loading may be used to determine when the transfer is complete so that the External Load Control input does not occur until after data transfer completion.

4.7   External Load Control

The External Load Control signal is a TTL compatible input on pin 30 of the I/O connector and may be used to control loading of the D/A converters configured for simultaneous output mode. A low-to-high transition of the External Load Control input clears all of the simultaneous load bits in the DA8P-12's load control register causing any D/A converters configured for simultaneous output operation to update their analog output(s). The load event and the optional load event interrupt are also generated by the low-to-high transition of this input. External Load Control is equipped with a 4.7KΩ pull-up resistor and may be left disconnected when not in use.

4.8   External Event

The DA8P-12 offers a TTL compatible external event input on pin 31 of the I/O connector which may be used to allow the CPU to monitor external hardware events. The external event and the optional external event interrupt are generated by a low-to-high transition of this input. External Event is equipped with a 4.7KΩ pull-up resistor and may be left disconnected when not in use.

5. Register Descriptions

The DA8P-12 uses 8 consecutive I/O locations within the I/O address map of the system. The base address of the adapter is determined by the Client Driver or Enabler software programs as discussed in Chapter 2. The next 8 I/O locations are used by the DA8P-12 for the following functions:

A2	A1	A0	I/O address	Register Description
0	0	0	base address + 0	D/A converter data - LSB
0	0	1	base address + 1	D/A converter data - MSB
0	1	0	base address + 2	Control Register
0	1	1	base address + 3	Simultaneous Output Register
1	0	0	base address + 4	Timer Register
1	0	1	base address + 5	Digital I/O
1	1	0	base address + 6	Interrupt Register
1	1	1	base address + 7	Reserved for future use

Table 5-1. DA8P-12 Address map

Each register of the DA8P-12 is discussed in detail in the following sections.

5.1   D/A Converter Data - LSB, MSB

The D/A converter data register, located at base address + 0 and base address + 1, is used to output data to one of the D/A converters. 16-bit I/O transfers should be used to access this register. If 8 bit I/O transfers must be used, the LSB register must be written before the MSB register as the contents of the data register are transferred to the D/A converter when the MSB register is written. After the MSB register is written, approximately 8µs is required to transfer the contents of the data register into the D/A converter. <u>The data register must not be written to during this interval</u>. The READY bit, located in the control register, may be used to determine when data may be safely written to the data register. The data register may be read at any time and returns the last value written.

The format of the data written to the data register is shown below:

	D7	D6	D5	D4	D3	D2	D1	D0
MSB	0	C2	C1	C0	DA11	DA10	DA9	DA8
LSB	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0

...where Cx selects the D/A converter

	C2	C1	C0
DAC 0	0	0	0
DAC 1	0	0	1
DAC 2	0	1	0
DAC 3	0	1	1
DAC 4	1	0	0
DAC 5	1	0	1
DAC 6	1	1	0
DAC 7	1	1	1

...and DAx represents the data bits transferred to the D/A converter

Decimal	Data bits DA11 ... DA0	B	U
-2,048	1 0 0 0 0 0 0 0 0 0 0 0	-5.00000	n/a
-1	1 1 1 1 1 1 1 1 1 1 1 1	-0.00244	n/a
0	0 0 0 0 0 0 0 0 0 0 0 0	0.00000	0.00000
1	0 0 0 0 0 0 0 0 0 0 0 1	0.00244	0.00122
2,047	0 1 1 1 1 1 1 1 1 1 1 1	4.99756	2.49878
2,048	1 0 0 0 0 0 0 0 0 0 0 0	n/a	2.50000
4,095	1 1 1 1 1 1 1 1 1 1 1 1	n/a	4.99878

Figure 5-1. D/A Converter Data Format

5.2   Control Register

The control register, located at base address + 2, is used to control the DA8P-12's event timer and interrupt selections. On power-up, all bits in the control register are set to logic 0.

BIT	NAME	DESCRIPTION
7	RESET	During write operations, setting this bit to logic 1 generates a hardware reset to the D/A converters and the analog outputs are reset to 0 volts. RESET is self clearing.
	READY	During read operations, this bit indicates the status of the D/A converter control circuitry. When set to logic 1, the DA8P-12 is ready and data may be safely written to the D/A converter data register. When set to logic 0, the DA8P-12 is transferring the contents of the data register to one of the D/A converters. The data register must not be written while READY = 0.
6	Reserved	This bit returns a logic 0 during read operations and must be set to logic 0 for write operations.
5	TIMER_EVENT	During read operations, a logic 1 indicates the event timer has expired at least once since TIMER_EVENT was last reset. An interrupt may be generated from TIMER_EVENT by setting the TIMER_IRQ_EN bit in the DA8P-12 's interrupt register. TIMER_EVENT is reset by writing a logic 1 to this bit location or by halting the event timer (setting TIMER_RUN = 0).
4	EXT_EVENT	During read operations, a logic 1 indicates at least one low-to-high transition of the external event input (pin 31 of the I/O connector) has occurred since EXT_EVENT was last reset. An interrupt may be generated from EXT_EVENT by setting the EXT_IRQ_EN bit in the DA8P-12's interrupt register. EXT_EVENT is reset by writing a logic 1 to this bit location.
3	Reserved	This bit returns a logic 0 during read operations and must be set to logic 0 for write operations.
2	Reserved	This bit returns a logic 0 during read operations and must be set to logic 0 for write operations.
1	TIMER_SOURCE	When set to logic 1, the event timer operates from a 100KHz clock source (100μs per count). When set to logic 0, the event timer operates from a 1KHz clock source (1ms per count).
0	TIMER_RUN	When set to logic 1, enables the operation of the event timer. When set to logic 0, the timer is disabled.

Table 5-2. Control Register Description

5.3   Simultaneous Output Register

The simultaneous output register, located at base address + 3, is used to control the DA8P-12 simultaneous output capabilities. On power-up, all bits in the load register are set to logic 0.

BIT	NAME	DESCRIPTION
7	Reserved	This bit returns a logic 0 during read operations and must be set to logic 0 for write operations.
6	Reserved	This bit returns a logic 0 during read operations and must be set to logic 0 for write operations.
5	Reserved	This bit returns a logic 0 during read operations and must be set to logic 0 for write operations.
4	LOAD_EVENT	During read operations, a logic 1 indicates at least one low-to-high transition of the external load control input (pin 30 of the I/O connector) has occurred since LOAD_EVENT was last reset. An interrupt may be generated from LOAD_EVENT by setting the LOAD_IRQ_EN bit in the DA8P-12's interrupt control register. LOAD_EVENT is cleared by writing a logic 1 to this bit location.
3	LOAD_67	When set to logic 1, D/A converter channels 6 and 7 are configured for simultaneous output and any data written to their data registers is not converted to an analog output. Clearing LOAD_67 to logic 0 returns D/A channels 6 and 7 to the standard operating mode and causes the last value output to each of their data registers to be converted to an analog output. A low-to-high transition of the external load control input (pin 30 of the I/O connector) also clears LOAD_67 to logic 0. Additional information on simultaneous output operation is available in Chapter 4.
2	LOAD_45	When set to logic 1, D/A converter channels 4 and 5 are configured for simultaneous output and any data written to their data registers is not converted to an analog output. Clearing LOAD_45 to logic 0 returns D/A channels 4 and 5 to the standard operating mode and causes the last value output to each of their data registers to be converted to an analog output. A low-to-high transition of the external load control input (pin 30 of the I/O connector) also clears LOAD_45 to logic 0. Additional information on simultaneous output operation is available in Chapter 4.
1	LOAD_23	When set to logic 1, D/A converter channels 2 and 3 are configured for simultaneous output and any data written to their data registers is not converted to an analog output. Clearing LOAD_23 to logic 0 returns D/A channels 2 and 3 to the standard operating mode and causes the last value output to each of their data registers to be converted to an analog output. A low-to-high transition of the external load control input (pin 30 of the I/O connector) also clears LOAD_23 to logic 0. Additional information on simultaneous output operation is available in Chapter 4.
0	LOAD_01	When set to logic 1, D/A converter channels 0 and 1 are configured for simultaneous output and any data written to their data registers is not converted to an analog output. Clearing LOAD_01 to logic 0 returns D/A channels 0 and 1 to the standard operating mode and causes the last value output to each of their data registers to be converted to an analog output. A low-to-high transition of the external load control input (pin 30 of the I/O connector) also clears LOAD_01 to logic 0. Additional information on simultaneous output operation is available in Chapter 4.

Table 5-3. Simultaneous Output Register Description.

5.4   Timer Register

The timer register, located at base address + 4, is used to set the rate of the on-board event timer. Each time the timer expires, a timer event and optionally a timer interrupt is generated (see the DA8P-12 control and interrupt registers).   This event and/or interrupt may be monitored by software to pace other operations. The output of the timer is also available on pin 27 of the I/O connector.

The value written to the timer register determines the number of input clock cycles required before the timer expires and must be in the range $1 \leq$ timer register value ≤ 255. A read of the timer register returns the last value written.   The timer's output rate (which is equal to the timer event rate) may be calculated using the equations shown in Figure 5-2, where the timer input clock rate is set to 100KHz (10µs per count) or 1KHz (1ms per count) using the TIMER_SOURCE bit located in the control register.

$$\text{output rate (Hz)} = \frac{\text{input clock rate (Hz)}}{\text{register value} + 1}$$

$$- OR -$$

$$\text{output rate (sec)} = \text{input clock rate (sec)} * (\text{register value} + 1)$$

Figure 5-2. Timer Output Rate Equations

On power-up, the timer register is initialized to 0.   A valid timer register value must be written to this register before the timer is enabled.

5.5   Digital I/O

The digital I/O register, located at base address + 5, directly controls the digital I/O signals on the output connector. To use a digital I/O bit as an output bit, simply write a logic 0 or a logic 1 to the associated location in the digital I/O register. To use a digital I/O bit as an input bit, a logic 1 must first be written to the associated bit in the digital I/O register. A read of the digital I/O register returns the current value of the digital inputs and the last value written to the digital outputs. On power-up, all digital I/O bits are set to input mode (logic 1).

5.6 Interrupt Register

The interrupt register, located at base address + 6, is used to enable and disable interrupts and to determine the source of an interrupt during interrupt processing.

BIT	NAME	DESCRIPTION
7	Reserved	This bit returns a logic 0 during read operations and must be set to logic 0 for write operations.
6	EXT_IRQ	During read operations, a logic 1 indicates an EXT_EVENT interrupt is pending. The external event interrupt must be disabled (EXT_IRQ_EN = 0) or the external event status must be reset (see EXT_EVENT in the control register) before additional interrupts can be received. EXT_IRQ should be set to logic 0 during write accesses to this register.
5	LOAD_IRQ	During read operations, a logic 1 indicates a LOAD_EVENT interrupt is pending. The load event interrupt must be disabled (LOAD_IRQ_EN = 0) or the load event status must be reset (see LOAD_EVENT in the DA8P-12 simultaneous output register) before additional interrupts can be received. LOAD_IRQ should be set to logic 0 during write accesses to this register.
4	TIMER_IRQ	During read operations, a logic 1 indicates a TIMER_EVENT interrupt is pending. The timer event interrupt must be disabled (TIMER_IRQ_EN = 0) or the timer event status must be reset (see TIMER_EVENT in the DA8P-12 control register) before additional interrupts can be received. TIMER_IRQ should be set to logic 0 during write accesses to this register.
3	Reserved	This bit returns a logic 0 during read operations and must be set to logic 0 for write operations.
2	EXT_IRQ_EN	When set to logic 1, an interrupt is generated on each occurrence of EXT_EVENT (see EXT_EVENT in the DA8P-12 control register). When set to logic 0, external event interrupts are disabled.
1	LOAD_IRQ_EN	When set to logic 1, an interrupt is generated on each occurrence of LOAD_EVENT (see LOAD_EVENT in the DA8P-12 simultaneous output register). When set to logic 0, load event interrupts are disabled.
0	TIMER_IRQ_EN	When set to logic 1, an interrupt is generated on each occurrence of TIMER_EVENT (see TIMER_EVENT in the DA8P-12 control register). When set to logic 0, timer event interrupts are disabled.

Table 5-4. Interrupt Register Description.

6. I/O Connections

The DA8P-12 is fitted with a 33-pin 0.8mm shielded connector with the pins assigned as shown in the figure below.


Figure 6-1. DA8P-12 Output Connector

7. Optional Accessories

7.1   CP-IO37 Cable Assembly

An optional cable assembly, part number CP-IO37, is available to convert the DA8P-12's 33-pin 0.8mm I/O connector to a standard D-37 male connector. The first 31 connections on the map directly to the first 31 pins of the D37 connector. Note that two of theDA8P-12's ground connections (pins 32 and 33) are not available when using the CP-IO37.

DIGIO2	19	
DIGIO1	18	37 N/C
DIGIO0	17	36 N/C
GND	16	35 N/C
DAC7	15	34 N/C
GND	14	33 N/C
DAC6	13	32 N/C
GND	12	31 EXT_INTR
DAC5	11	30 EXT_LOAD
GND	10	29 GND
DAC4	9	28 LOADING
GND	8	27 TIMER
DAC3	7	26 GND
GND	6	25 DIGIO7
DAC2	5	24 DIGIO6
GND	4	23 DIGIO5
DAC1	3	22 DIGIO4
GND	2	21 GND
DAC0	1	20 DIGIO3

Figure 7-1. CP-IO37 Output Connections.

7.2   UIO-37 Screw Terminal Adapter

The UIO-37 Screw Terminal Adapter connects directly to the optional CP-IO37 cable assembly to provide a screw terminal interface to the DA8P-12. The 37 pins of the CP-IO37 connect directly to the 37 screw terminal blocks of the UIO-37. Each screw terminal is numbered for easy reference.

NOTE:
Since only the first 31 connections on the are available on the CP-IO37 cable assembly, two of the DA8P-12's ground connections (pins 32 and 33) are not available when using the UIO-37.

Figure 7-2. UIO-37 Screw Terminal Block

# 8. Specifications

Resolution   12 bits

Relative Accuracy   ± 1 LSB maximum

Offset Error   ± 5 LSB maximum   (DA8P-12U)
                                  ± 6 LSB maximum   (DA8P-12B)

Full-Scale Error[1]   ± 6 LSB maximum

Settling Time to ±½ LSB
     Positive Full-Scale Change   10μs maximum   (3μs typical)
     Negative Full-Scale Change   10μs maximum   (5μs typical)

Glitch-Impulse   30nV-sec typical

Digital Feedthrough   10nV-sec typical

Digital Crosstalk   10nV-sec typical

Output Load Current   1mA per channel typical
                                  12mA per adapter maximum

Power Requirements
     No Load   120mA @ +5V   maximum
     Full Rated Load   140mA @ +5V   maximum
     Power-down Mode   20mA @ +5V   maximum

NOTES:
   1. Full-Scale Error includes Offset Error

DA8P-12 Users Manual
Revision 2.40
January 23, 1999
P/N 940-0093-220